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We characterize InSb quantum dots induced by bottom finger gates within a nanowire that is grown via the vapor-liquid-
solid process. The gates are separated from the nanowire by an exfoliated 35 nm thin hexagonal BN flake. We probe the
Coulomb diamonds of the gate induced quantum dot exhibiting charging energies of ∼ 2.5 meV and orbital excitation
energies up to 0.3 meV. The gate hysteresis for sweeps covering 5 Coulomb diamonds reveals an energy hysteresis of
only 60 µeV between upwards and downwards sweeps. Charge noise is studied via long-term measurements at the slope
of a Coulomb peak revealing potential fluctuations of ∼1 µeV/√Hz at 1 Hz. This makes h-BN the dielectric with the
currently lowest gate hysteresis and lowest low-frequency potential fluctuations reported for low-gap III-V nanowires.
The extracted values are similar to state-of-the art quantum dots within Si/SiGe and Si/SiO2 systems.
Recently, nanowires of indium antimonide (InSb) and
indium arsenide (InAs)1–4 came back into focus due
to their large spin-orbit coupling5–7 that in combination
with magnetic fields and a relatively strong proximity-
induced superconductivity8–10 enables tuning of Majorana
modes11–14 as a basis for topologically protected quantum
computing.15–17 Typically, the nanowires are tuned electri-
cally by a number of bottom finger gates that are sep-
arated from the nanowire by a gate dielectric.12,18 It is
well known that both charge noise and hysteresis of gate-
induced potentials deteriorate the performance of semicon-
ductor qubits,19–22 as is also expected for the prospective Ma-
jorana qubits.23,24 Hence, it is crucial to optimize the dielectric
in terms of unintentional charge fluctuations.
For exfoliated two-dimensional materials such as graphene,
it turned out that hexagonal boron nitride (h-BN) is ideal for
that purpose.25,26 For example, it improves the charge car-
rier mobility by more than an order of magnitude compared
to the previously used Si/SiO2.27,28 Furthermore, it is easy to
fabricate. Thus, exploiting exfoliated h-BN as gate dielectric
for low-gap III-V nanowires is appealing. First experiments
used h-BN to separate the global Si/SiO2 back gate from an
InSb nanowire enabling the first quantized conductance steps
in such nanowires at zero magnetic field.29 Subsequently,
measurements on proximity-coupled InSb nanowires on h-BN
showed magnetic field induced zero bias peaks, indicative of
the presence of Majorana zero modes.30,31 However, Coulomb
diamonds (CDs) with excited states in a gate-induced quan-
tum dot (QD) have not been reported and, more importantly,
the charge noise and gate hysteresis of such nanowires on h-
BN have not been studied. Reports on these properties are
only available for other types of dielectrics.32–42 They ex-
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hibit, e.g., a relatively large low-temperature gate hysteresis
on LaLuO3 and SiO2 being 0.5 V and 2 V at gate sweep ranges
of 4 V and 30 V, respectively.41,42 Noise properties for QDs
have only been reported for a vacuum dielectric revealing 1/ f
behavior above ∼ 300 Hz and an upturn at lower frequency
with noise of ∼ 0.2 µeV/√Hz at 100 Hz.33
Here, we study an InSb nanowire/h-BN device with bottom
finger gates (pitch 90 nm) at the temperature T = 300 mK.
The device exhibits a gate hysteresis of 2 mV for sweeps
of 150 mV (250 mV) at a rate of 25 mV/s (42 mV/h), hence,
significantly better than in previous reports.41,42 It, more-
over, shows a charge noise of only 1 µeV/
√
Hz at 1 Hz with
an approximate 1/ f 1.5 dependence towards lower frequen-
cies. The noise is similar to the previously studied vacuum
dielectric33 pointing to remaining limitations due to defects at
the nanowire itself. More importantly, the value is slightly bet-
ter than for state-of-the-art QDs in Si/SiGe or Si/SiO2 struc-
tures (∼ 3 µeV/√Hz at 1 Hz).22,43–45 Hence, h-BN turns out
to be a favorable dielectric for low-gap III-V nanowires.
The InSb nanowires were grown on top of InP stems via
the vapor-liquid-solid (VLS) method using a gold droplet as
catalyst.46,47 A QD device of such a nanowire (Fig. 1(a)−(b))
consists of a 200 nm thick SiNx layer, on a highly doped Si
substrate acting as a global back gate (BG) with multiple fin-
ger gates (G1−G4, FG) on top. The finger gates are 35 nm
wide and defined by electron beam lithography (EBL) with a
spacing of 55 nm except between G3 and FG where the spac-
ing is 130 nm. An h-BN flake is deposited on top of the finger
gates via the dry transfer method.27 Subsequently, one InSb
nanowire is placed onto the h-BN with sub-µm lateral preci-
sion via an indium tip attached to a micromanipulator.48 Fi-
nally, source and drain contacts are prepared via EBL. Prior
to the metal deposition of the Ti/Au (10 nm/110 nm) contacts,
the exposed nanowire area is passivated ex-situ by sulphur49
and subsequently cleaned in-situ by argon ion bombardment.
Transport measurements are performed at T = 300 mK in a
3He magneto-cryostat (Teslatron from Oxford Instruments).
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Figure 1. (a) Scanning electron microscopy image of the device prior to depositing source and drain contacts. Different finger gates (G1-G4)
and a floating gate (FG) are labeled. Nanowire diameter: ∼ 100 nm. (b) Side view sketch of the device. Si/SiNx (light brown) acts as a
global backgate (BG). Finger gates G1-G4 and FG (white, blue, black) are deposited on top and buried below a 35 nm thick h-BN flake (pink).
The nanowire (dark brown) is contacted by two Ti/Au pads (yellow) at distance 2.2 µm used to apply the source-drain voltage VSD. Light
brown, blue and black colors of gates match the colors of the corresponding phase stability diagrams in Fig. 2, where these gates are used as
plunger gate. (c) Nanowire conductance dI/dVSD,AC as a function of plunger gate voltage VG2 at gate G2. Coulomb peaks appear due to the
formation of a QD confined by energy barriers that are induced via G1 and G3, VG1 =−970 mV,VG3 =−463 mV,VBG = 3 V,VSD,AC = 20 µV,
fAC = 933.5 Hz, VSD,DC = 0 V, T = 300 mK.
Before cool-down, the insert is evacuated to 10−6 mbar for
48 h at 300 K in order to remove adsorbates from the nanowire
surface.42
Gate dependent conductivity traces (not shown) reveal
a low temperature mobility of the nanowire of µ =
28000 cm2/Vs.42 Using the finger gates, we induce a QD
within the nanowire exhibiting regularly spaced Coulomb
peaks of different heights (Fig. 1(c)), probably due to different
coupling of the states to the tunnel barriers. Different combi-
nations of finger gates reveal charge stability diagrams of such
QDs with regularly spaced CDs for all combinations of gates
and excited states at larger VSD (Fig. 2(a)-(c)). Only very few
perturbations appear, likely caused by uncontrolled charging
events in the surrounding of the QD. We could not measure
the last CD prior to depletion probably due to the elongated
QD geometry decoupling the lowest energy state from the
tunnel barriers. For the CDs of Fig. 2(a)-(c), one straightfor-
wardly deduces charging energies EC up to 3 meV, 2.3 meV,
and 2.5 meV and lever arms α of 0.05 eV/V, 0.12 eV/V, and
0.03 eV/V, respectively. Estimating the QD extension via the
QD capacitance C = e2/EC = 70 aF assuming, for the sake
of simplicity, charging of an isolated sphere of radius r, we
reasonably find 2r = 2 C4piε0εr = 74 nm
50 using the dielectric
constant of InSb εr = 16.8 . The deduced diameter 2r is a bit
smaller than gate spacing and nanowire diameter (∼ 100 nm).
This could partly be due to squeezing of the QD area in the
direction perpendicular to the wire axis via the gate voltages
as indeed found by COMSOL© simulations.51
To quantify the charge noise acting on the nanowire QDs,
Fig. 3(a) shows low-frequency noise measurements for the
three different gate configurations. We measure the temporal
current fluctuations δ I(t) at the slope of a Coulomb peak for
VSD,AC = 20 µV. In order to transfer this to the potential fluc-
tuation noise Spot( f ) as function of frequency f , we firstly use
the measured shape of the Coulomb peak in I(VGate) traces,
well fitted by a Fermi-Dirac peak, to deduce the gate voltage
variation, δVGate(t). Then, we transfer δVGate(t) to potential
energy variation δE(t) = αδVGate(t) with α as deduced from
respective CDs. The square root of the single-sided power
spectral density of the resulting δE(t) in the QD leads to
Spot( f ) in eV/
√
Hz as displayed in Fig. 3(a) with the rms po-
tential noise being δE2rms =
∫
S2pot( f )d f across the measure-
ment bandwidth. We find Spot(1 Hz) = 1 µeV/
√
Hz and an
increase towards lower f mostly following S2pot( f ) ∝ 1/ f 1.5
(red fit line). The enhanced logarithmic slope of S2pot( f ) with
respect to the classical 1/ f noise is in reasonable agreement
with the upturn of the 1/ f noise below f = 100 Hz observed
earlier for InAs nanowires with vacuum dielectric.33
We also display a direct comparison of quantum point con-
tacts (QPCs) for the InSb nanowire on hBN with an InAs
nanowire52 on a LaLuO3 dielectric. Except for the dielec-
tric, deposited via pulsed laser deposition41, the two devices
are prepared identically. The QPC is formed by charging one
of the finger gates only with all other gates grounded. The
displayed Spot( f ) (Fig. 3(a), orange) originates from δ I(t)
at the pinch-off of the nanowire induced by a single finger
gate. It is converted to Spot( f ) by the measured I(VGate) us-
ing αhBN = 0.12± 0.02 eV/V for the hBN device as deter-
mined from the corresponding QD CDs with error bars as de-
duced from CD variations and αLaLuO3 = 0.55±0.11 eV/V for
the LaLuO3 device deduced by scaling αhBN for the different
thicknesses (hBN: 35± 2 nm, LaLuO3: 50± 5 nm) and for
the different ε (hBN: ' 453, LaLuO3: 26±154). Remarkably,
Spot( f ) of the h-BN device is more than two orders of magni-
tude lower than for the LaLuO3 device (Fig. 3(a)) illustrating
the excellent properties of the hBN dielectric. We employed
all four finger gates for such QPC measurements. The result-
ing Spot( f ) curves are nearly identical up to 1 Hz, but vary at
higher frequency being either lower by up to a factor of four or
larger by up to a factor of three with respect to the displayed
curve. This indicates the presence of particular fluctuators at
∼ 10 Hz in the device45,55.
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Figure 2. Charge stability diagrams of different QDs in the same InSb nanowire using different combinations of finger gates as sketched on
top including the resulting QD area (yellow). Fast scan direction is along VSD,DC, VSD,AC = 20 µV, fAC = 83 Hz, VG4 = 0 V, T = 300 mK. (a)
QD confined by G2 and G3 (black) and charged by the back gate (BG), VG2 = −700 mV, VG3 = −1 V, VG1 = 0 V. A few perturbations are
visible at VBG = 2.68 V, 2.64 V, 2.62 V and 2.6 V, likely due to uncontrolled charging events during the early stages of the measurement. (b)
QD confined by G1 and G3 (black) and charged by G2 (green), VG1 =−650 mV, VG3 =−980 mV, VBG = 3 V. (c) QD confined by G2 and G3
(black) and charged by G1 (green), VG2 =−580 mV, VG3 =−922 mV, VBG = 3 V.
10-5 100Frequency [Hz]
10-5
100
-1.025 -1.02
-1.05 -1 -0.95 -0.9
Gate voltage (G3) [V]
0
0.05
0.1
0.15
0.2
I/V
SD
,D
C
 [2
e2
/h
]
(b)
2 mVInAs QPC LaLuO3
InSb QPC h-BN
1 
2
(a)
no
is
e 
S p
ot
 [e
V/
√H
z]
InSb QD h-BN
InSb QD h-BN
InSb QD h-BN
Figure 3. (a) Potential fluctuation noise Spot( f ) as function of frequency f for several InSb nanowire QDs on h-BN using different gate
configurations that yield EC = 3 meV (blue), EC = 1.8 meV (yellow), EC = 1 meV (green) with fit curve S2pot( f ) ∝ 1/ f 1.5 (red). The black
star shows a benchmark Spot( f ) for Si and Si/SiGe QDs43–45. Additionally, Spot( f ) for a QPC within the same InSb nanowire on h-BN (light
blue, VSD,DC = 3 mV, VSD,AC = 20 µV, fAC = 933.5 Hz, VG3 =−600 mV, all other gates grounded) is compared to Spot( f ) of a QPC within an
InAs nanowire on LaLuO3 (orange,VSD,DC = 5 mV,VSD,AC = 20 µV, fAC = 1.1 kHz,VG1 =−10 V, all other gates grounded). Both devices are
fabricated using the same deposition methods except for the dielectric. The noise background as determined in the Coulomb blockade region
of the QDs is more than a factor of 10 lower than all displayed Spot( f ). (b) VG3 dependent conductance of the InSb nanowire on h-BN close to
pinch-off (without inducing a QD). Arrows with numbers indicate the subsequent sweep directions of VG3. Inset: zoom showing a hysteresis
of ∼ 2 mV, sweep rate: 25 mV/s, VSD,DC = 3 mV, VSD,AC = 20 µV, fAC = 83 Hz, VBG = 3 V, all other gates grounded. (a), (b) T = 300 mK.
4Comparison with literature data on noise for III-V low-
gap nanowires is difficult. Either much longer parts of the
nanowire are gated32, effectively averaging charge fluctua-
tions, or the frequencies are larger due to probing by ra-
dio frequency via reflection at the QD.33 Extrapolating the
latter noise data obtained for a suspended InAs nanowire
(vacuum dielectric) at 100 Hz33 towards 10 Hz via the mea-
sured 1/ f 1.5 dependence leads to Spot(10 Hz)' 1 µeV/
√
Hz,
larger than for our device on h-BN (0.4 µeV/
√
Hz at 10 Hz).
However, the data with vacuum dielectric are measured at
1.5 K such that extrapolating to 0.3 K by the established lin-
ear temperature dependence44,45 yields Spot(10 Hz,0.3K) '
0.2 µeV/
√
Hz, slightly better but still rather similar to our
device. Since vacuum exhibits no defects acting as charge
traps, Nilson et al.33 conjectured that the major charge noise
originates from charge traps within or on the nanowire and
not from the dielectric. Regarding the similarity of Spot(10
Hz,0.3K), we believe that this is correct for our device, too.
It is instructive to compare our data with the charge noise
in Si or Si/SiGe QDs22,43–45,55, currently considered as most
promising for semiconductor spin qubits56. For these QDs,
one finds S2pot( f ' 1 Hz) ∝ 1/ f β with device-dependent β =
1−1.4 and, consistently, an increase of Spot( f ) with increas-
ing T . Favorably, the reported Spot( f ) at 0.3 K (1-5 µeV/
√
Hz
at 1 Hz)43–45,55 (star in Fig. 3(a)) is not smaller than for our
InSb nanowire QD on h-BN (∼ 1 µeV/√Hz at 1 Hz). This
renders the device competitive to the most favorable material
combinations in terms of charge noise.
The second important benchmark for a dielectric is the gate
hysteresis. Figure 3(b) reveals that the InSb nanowire on h-
BN exhibits a gate hysteresis ∆Vhyst ' 2 mV (inset) at a sweep
rate of 25 mV/s. Since it is known that the hysteresis strongly
depends on the probed gate range, we scale the hysteresis by
the gate range for comparison. For the gate range ∆Vgate =
150 mV, this leads to a ratio R = ∆Vhyst/∆Vgate = 0.013. This
is much lower than observed previously for InAs or InSb
nanowires on other gate dielectrics: R = 0.1341, R = 0.0742,
where higher temperatures (25 K, 4.2 K) have been employed
that typically even reduce hysteresis as indeed found in one
of these studies41. Since R additionally depends on the sweep
rate57,58, we improved it further by reducing the gate sweep
rate to 42 mV/h leading to R = 0.008 with ∆Vgate = 250 mV.
The extremely low rate is employed to record full charge sta-
bility diagrams subsequently for both gate sweep directions
(Fig. 4(a),(b)). The total measurement time of 12 h evidences
the long term stability of the QD by the excellent similarity
of the two diagrams. Only two conductivity jumps (Fig. 4(b),
right) are observed. The gate hysteresis is quantified by a line
cut atVSD = 0 mV (Fig. 4(c)) revealing ∆Vhyst = 2 mV as max-
imum hysteresis between the two curves (inset) and, hence,
implying R= 0.008. Using α = 0.03 eV/V, one can calculate
the energy hysteresis ∆E = 60 µeV. Figure 4(d) displays the
difference between Fig. 4(b) and Fig. 4(a) showing that the
small hysteresis is reliably observed across the whole charge
stability diagram. The observation of a small hysteresis, low
charge noise and a small number of jumps in stability dia-
grams consistently indicate a very low number of chargeable
impurities in the h-BN layer, thus making it a favorable di-
electric for III-V nanowire devices. As pointed out above, the
performance is likely limited by the remaining charge traps on
the nanowire itself.
In summary, we have presented an InSb nanowire device
with an h-BN flake as gate dielectric. With a set of fin-
ger gates, electrons are confined in QDs using different gate
configurations, resulting in regular Coulomb diamonds with
multiple excited states. Favorably, the device has the low-
est noise level (1 µeV/
√
Hz at ∼ 1 Hz) reported for low-gap
III-V nanowire devices yet and shows an unprecedented gate
hysteresis of 2 mV only. Hence, in terms of charge noise, h-
BN is the currently most favorable dielectric for low-gap III-V
nanowire devices.
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Figure 4. (a), (b) Charge stability diagrams for a QD confined by gates G2 and G3 and charged by gate G1. The two diagrams are recorded
directly after each other with different gate sweep directions as marked by arrows on top. Fast sweep direction is along VSD,DC, total measure-
ment time: 12 h, gate sweep rate: 42 mV/h. (c) Line cut through (a) (red) and (b) (blue) at VSD,DC = 0 mV. Inset: zoom with marked hysteresis
of 2 mV. (d) Difference of the data of (b) and (a). Parameters: VG2 = −580 mV, VG3 = −922 mV, VBG = 3 V, VSD,AC = 20 µV, fAC = 83 Hz,
T = 300 mK.
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